

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
13 January 2005 (13.01.2005)

PCT

(10) International Publication Number
WO 2005/004566 A1

(51) International Patent Classification⁷: **H05K 3/36**, 3/40

(21) International Application Number:

PCT/SE2003/001183

(22) International Filing Date: 7 July 2003 (07.07.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant (for all designated States except US): **TELEFONAKTIEBOLAGET LM ERICSSON** (publ)
[SE/SE]; S-164 83 Stockholm (SE).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **NILSSON, Mattias**
[SE/SE]; Örnehusvudsgatan 11, S-412 59 Göteborg (SE).
JOHANSSON, Stefan [SE/SE]; Indigogatan 1, S-421 65
Västra Frölunda (SE).

(74) Agent: **MOLKER, Anders**; Ericsson AB, Patent Unit Radio Networks, S-431 84 Mölndal (SE).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: TESTING OF INTERCONNECTIONS BETWEEN STACKED CIRCUIT BOARDS



(57) Abstract: A retainer board (25, 27, 28) having at least one hole (10) in which a wire button contact (5) is inserted, wherein the hole (10) is plated and at least one conductor (20) is connected to the plated hole for providing outside access. Moreover a method for testing stacked circuit boards are disclosed comprising the steps of detachably arranging at least two circuit boards (11, 12, 29), testing the individual functionality of the circuit boards (11, 12) and if approved, assembling the circuit boards (11, 12) and the first retainer board (25, 27, 28), and asserting whether the overall functionality of the arrangement is approved.

WO 2005/004566 A1

Testing of interconnections between stacked circuit boards

Field of the invention

- 5 The present invention relates to the field of interconnections in 3-dimensional interconnect structures and in particular solderless "z-axis" interconnections. The invention also relates to testing of such connections.

Background

10

Wire buttons may be used in applications such as Land Grid Array integrated circuit socket to printed circuit board (PCB) connections and for parallel PCB to PCB interconnections. One known type of wire button is manufactured from gold plated molybdenum wires and is compressed into a cylindrical space. Since wire buttons provide a spring-
15 forced connection, they may be used in test beds allowing interchangeable connections to various components or circuits.

20

In prior art document "a review of 3D packaging technology", by S F Al-sarawi, IEEE transactions on components, packaging and manufacturing technology – Part B, vol. 21, No. 1 Feb 1998, an array of fuzz button contacts are used to provide the vertical interconnections between stacked PCB's.

25

Prior art document "Wire button contact retainer board for 3-D Interconnected MCMs" by R. E. Ackerman and Dean Schaefer, Intl. Journal of Microelectronics and Packaging Society, Vol. 19, No. 4, 1996 deals with the production of multichip modules with very high packaging and interconnect densities.

30

The above document shows a test vehicle comprising vertically stacked demountable MCM's, which are connected in the z-axis by alternately stacked wire button contact retainer boards. In figs. 5 and 6, page 458 - 459 of this document a retainer board is shown, which comprises a rigid/flex Kapton™ board 15 with wire button contact retainer boards 14, 16 laminated on both sides. The laminated layers comprise opposing wire button contacts 5 that are interconnected by a plated through hole 9 in the Kapton™ board. The wire button retainer board provides vertical connection between respective
35 interconnect layers 7 of the stacked MCM's 12, 11 and provide flex circuit layers 20, which can be connected to a test I/O (input/ output) backplane.

Compression bolts hold the stacked structure together. If the impedance of interconnections in individual terminals is not within tolerances, the affected respective MCM may be replaced. Fig 1 of the present application is an attempt of a schematic representation of the above fig. 5 and 6. The button contacts are countersunk (not shown) on the wire
5 button contact retainer boards.

In US-5619399 a mounting assembly for a chip module or other circuit module is shown. The interposer comprises a rigid or flexible plate with an array of wire buttons through the plate, arranged such that when pressure is applied to the array of wire buttons, electrical connections is made between contacts on either side of the plate, that is, between
10 respective contacts on the circuit module and board contacts on a printed wire board.

US-5886590 shows a coax to microstrip orthogonal launcher utilising a wire button centre conductor as a solderless interconnect.
15

Summary of the invention

It is a first object of the present invention to set forth a retainer board, which allows for accurate tolerances in x and y levels and a low build height in the z-axis while providing
20 for the possibility for outside signal access.

This object has been accomplished by the subject matter set forth in claim 1.

25 It is a further object to set forth an arrangement for testing.

This object has been accomplished by claim 3.

It is a further object to set forth an assembly and testing method providing accurate control possibilities.
30

This object has been accomplished by the subject matter defined by claim 5.

Further advantages will appear from the following detailed description of the invention.
35

Brief description of the figures

Fig. 1 shows a schematic representation of a prior test vehicle with a retainer board,

5 fig. 2, 3 and 4 shows a preferred embodiment of a retainer board according to the invention,

fig. 5 shows an excerpt of first embodiment of a device providing probes for outside testing,

10

fig. 6 shows an exemplary device, which is accomplished according to a preferred method according to the invention,

15

fig. 7 shows an excerpt of a second embodiment of a device providing probes for outside testing comprising a multi layer retainer board, and

fig. 8 shows an excerpt of a third embodiment of a device providing probes for outside test in which more than two retainer boards are present.

20

Detailed description of preferred embodiments of the invention

In fig. 2, 3 and 4, a preferred retainer board 1 according to the invention has been shown. The retainer board consist of a board 25 having at least one plated hole 10. At
25 least one conductor 20 being in connection with the plated hole 10 is formed on one side of the board. In the plated hole 10, which has countersunk faces 13 on both sides, a wire contact 5 is inserted and compressed, such that it is fixed to the retainer board. The retainer board may be a printed circuit board (PCB). The retainer board may be a single layer or a multi layer board. The wire button may be purchased from CIN::APSE® or
30 Tecknit®. The physical dimensions of the plated hole as well as the height of the retainer board could typically be in the region of one mm.

In fig. 5, an arrangement 2 comprising at least two Circuit boards 11 and 12, which may carry any number of components (not shown), are illustrated as being in the process of
35 being interconnected by the retainer board 25 according to the invention. Each respective circuit board 11, 12 comprises at least a pair of circuit board terminals 7, which pro-

vide interconnections in the z-direction by means of suitable vertical connections (not shown) such as filled vias or surface plated contacts. The retainer board protrudes beyond the circuit boards, whereby an I/O terminal 21 being in connection with the conductor 20 is accessible for probe purposes.

5

According to a preferred method of the invention, the circuit boards 11, 12 may first be tested individually to the extent possible, keeping in mind that the physical dimensions of test probes (not shown) and the physical distance between the circuit boards 11, 12 and the test equipment (not shown) afflict restrictions on the test.

10

Upon approval, the circuit boards 11, 12 may be assembled in a test configuration with the retainer board 25 as shown in fig. 5, providing probe points of the connections defined by the retainer board 25. In the test configuration, the circuit boards 11, 12 are detachably connected by suitable clamping as is known in the art. It is asserted whether the overall functionality of the arrangement is approved.

15

Upon overall approval of the arrangement, it can be fixingly assembled. In fig 6, the final operative device 3 accomplished by the invention is shown where the retainer board 26 exclusively functions as an interconnection means between the at least two circuit boards 11, 12. The retainer board 26 is clamped or glued to the latter circuit boards 11, 12 such that a permanent connection between the circuit boards is accomplished.

20

Subsequently, the protruding portion providing outside access of the retainer board may be cut off.

25

Alternatively, upon the overall approval of the arrangement, the first retainer board 25, 27, 28 may be removed and a second retainer board 26 may be inserted. The second retainer board 26 is substantially identical to the first retainer board 25, with the exception that the retainer board 26 does not necessarily have a conductor being in contact with the plated hole nor necessarily have I/O terminals for external contact.

30

Advantageously, the second retainer board 26 is produced on the same tools as the first retainer board 25, 27, 28, but where the portion and means providing outside access are omitted.

35

As would appear from a comparison with the structure shown in fig. 1, the number of interfaces between the at least two circuit boards 11, 12 to be connected is reduced from

four to two while providing the possibility for outside signal access. The high frequency properties of the connection according to the present invention are thereby enhanced in relation to the prior art, as every interface potentially may introduce reflections. Moreover, as the connection according to the invention consist of only one wire button contact
5 instead of two, the building height can be at least halved. In high-speed and microwave applications, the performance may stand in proportion to the reduction of the physical dimensions.

As moreover appears from the description above, the retainer boards 25 for test purpose
10 may be produced on the same tools as the final retainer board 26 shown in fig. 6. Since, the retainer boards are close to identical, an accurate control of the performance of the final product is achieved.

According to a further aspect of the invention, the second retainer board 26 may be pro-
15 duced from the first retainer board by simply cutting off the protruding section shown in fig. 5. In this case the terminal 21 is removed but the conductor 20 is retained.

In fig 7 an arrangement 4 comprising circuit boards 11 and 12 and a multilayer retainer board 27 is shown. A conductor 20 is in electrical connection with the plated hole 10.
20 Dielectric layers 32 constitute the outer layers of a mid section of the multilayer retainer board 27, such that the terminal 20 is electrically isolated from other wire button contacts (not shown). An I/O terminal 21 is provided on a section of the multilayer retainer board protruding beyond the circuit boards 11, 12 through via 31.

25 An assembly of three circuit boards 11, 12, 29 and two retainer boards 27, 28 is illustrated in fig. 8.

Claims

1. Retainer board (25, 27, 28) having at least one hole (10) in which a wire button contact (5) is inserted, wherein the hole (10) is plated and at least one conductor (20) is connected to the plated hole for providing outside access.
5
2. Retainer board (25, 27, 28) according to claim 1, wherein the plated hole (10) is countersunked (13) in both ends.
10
3. Arrangement (2, 3, 4, 30) comprising at least two circuit boards (11, 12, 29) having a pair of opposing substrate terminals (7), the arrangement moreover comprising a retainer board (25, 27, 28) having at least one plated hole (10) into
15 which a wire button contact (5) is inserted, wherein at least one conductor (20) is connected to the plated hole for providing outside access to the wire button contact, the wire button contact (5) providing electrical connection between the pair of opposing circuit board terminals (7) of the circuit boards (11, 12, 29).
20
4. Arrangement according to claim 3, wherein the retainer board (27, 28) is a multilayer board wherein dielectric layers (32) constitute the outer layers of a mid section of the multilayer retainer board (27, 28).
25

5. Method for producing and testing an arrangement comprising stacked circuit boards comprising the steps of

detachably arranging at least two circuit boards (11, 12, 29) having a pair of opposing circuit board terminals (7) and a first retainer board (25, 27, 28) having at least one plated hole (10) into which a wire button contact (5) is inserted, wherein at least one conductor (20) is connected to the hole for providing outside access to the wire button contact, the wire button contact (5) providing electrical connection between the pair of opposing circuit board terminals (7) of the two circuit boards,

testing the individual functionality of the circuit boards (11, 12) and if approved,

assembling the circuit boards (11, 12) and the first retainer board (25, 27, 28), and asserting whether the overall functionality of the arrangement is approved.

6. Method according to claim 5, wherein upon overall approval of the arrangement, fixingly assembling the arrangement.

7. Method according to claim 6, wherein the second retainer board (26) is produced from the first retainer board (25, 27, 28) by cutting off a protruding portion providing outside access of the first board.

8. Method according to claim 5, wherein upon overall approval subsequently

inserting a second retainer board (26), which is substantially identical to the first retainer board (25, 27, 28).

9. Method according to claim 8, wherein the second retainer board (26) is produced on the same tools as the first retainer board (25, 27, 28), but where the portion and means providing outside access are omitted.

1/3





Fig. 1 – Prior art



2/3

Fig. 3




Fig. 4




Fig. 5





Fig. 6



3/3

